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Abstract
The Systems Integratlon, Test, and Evaluation
(SITE) facility at NASA Lewis Research Center Is
presently configured as a satelllte-switched time
division multlple access (SS-TDMA) network simula-
tor. The purpose of SITE Is to demonstrate and
evaluate advanced communIcatlon satellite technolo-
gies, presently embodied by POC components developed
under NASA contracts In addition to other hardware,
such as ground terminals, designed and built
In-house at NASA Lewis.
Lewls
Mbps
Lewis Research Center (NASA), Cleveland,
Ohio
megablts per second
MHz megahertz
NASA National Aeronautlcs and Space
Admlnlstratlon
PIS parallel to serlal
RAS row address strobe
Each ground terminal in a satellite communlca-
tlons system will experlence a different aspect of RDS
the satellite's motion due mainly to daily tidal
effects and station keeping, hence a different dura- RF
tlon and rate of variation in the range delay. As
a result of thls and other effects such as local RS-232
oscillator instability, each ground terminal must
constantly adjust its transmit burst timing so that
data bursts from separate ground termlnals arrlve
at the satellite in their asslgned time slots, pre-
venting overlap and keeplng the system in synchro- SIP
nlsm. On the receiving end, ground termlnals must
synchronlze thelr local clocks using reference SITE
transmissions received through the satellite llnk.
range delay simulator
radio frequency
Serial Data Communications Interface
Standard
SCBERT single channel bit error rate tester
single In-llne package
Systems Integration, Test, and Evaluatlon
S/P serial to parallel
A feature of the SITE faclllty is its capabil-
Ity to slmulate the varying propagation delays and • SS
associated Doppler frequency shifts that the ground
terminals in the network have to cope with. Delay TDMA
Is achleved by means of two NASA Lewis designed and
built range delay slmulator (RDS) systems, each TTL
Independently controlled locally with front panel
switches or remotely by an experiment control and
monitor (EC&M) computer.
Nomenclature
ACTS Advanced Communications Technology
Satellite
BER bit error rate
D/A digital to analog
DIP dual in-llne
DRAM dynamic random access memory
ECL emltter coupled logic
EC&M experiment control and monltor (computer)
FIFO first-in-flrst-out
GHz gigahertz
Hz hertz
IEEE-488 Institute of Electrlcal & Electronic
Engineers Interface Standard
satellite matrlx-swltched
tlme dlvislon multiple access
translstor-transistor logic
VCWCG variable count word clock generator
VCXO voltage-controlled crystal oscillator
Introduction
In 1978 NASA initiated a program to develop
advanced communication satelllte technologies for
systems of the future. System studies performed
during thls period concluded that the Ku-Band fre-
quency spectrum would reach its capacity in the
1990's and that technologles should be developed to
utillze the Ka-Band (30/20 GHz) spectrum. In addl-
tion, several advanced communication satelllte
archltectures and thelr associated system technolo-
gies were studied at NASA Lewis Research Center.
In order to demonstrate a Ka-Band satellite communi-
cation system with advanced technologles such as
multlbeam antennas, onboard baseband processlng, and
satellite matrix switching, NASA Lewis Inltlated
development of the Advanced Communications Tech-
nology Sate111te (ACTS). To develop a laboratory
test bed for verification of the advanced components
and system archlt_ctures, NASA Lewis established
the SITE project." This faclllty is presently con-
figured as a satelllte-swltched tlme dlvlslon multi-
pie access (SS-TDMA) network simulator 2 and is
shown In the block dlagram in Fig. I. This paper
describes a subsystem of this network simulator, the
satelllte range delay Simulator.
The RDS provides a controlled variable time
delay for a ground termlnal's output with mlnlmum
delay capability of 151 ms (exceeding the full geo-
synchronous orbit delay of nominally 122 ms) and a
range variation rate of up to 339 m/sec, more than
two orders of magnitude greater than that of a typl-
cal satellite. Delay is achleved with a large array
of dynamic random access memory (DRAM) integrated
clrcuits _n a first-ln-first-out (FIFO) configura-
tion. By reading the data out of the FIFO after a
prescribed delay and at a prescribed rate (digltaIly
controlled using a built-in oscillator) slightly
different than the rate at which it was written (at
the ground termlnal's clock rate), a continuously
changing delay is realized. A moving satellite,
up to and beyond geosynchronous orbit, complete
with the corresponding Doppler frequency shift, Is
thereby simulated.
Both data and control signals are delayed by
the RDS, so that the fidelity of the ground terml-
nal's corrections In burst timing is preserved
after the delay.
The scheme of using digital semiconductor mem-
ory to achleve the delay simulation emerged as the
most practical and cost effective, though it glves
rlse to compromises In the overall path simulation.
The constraint of operating on a dlgltal slgnal dic-
tates that the uplink delay be Inserted upstream of
the modulator in the ground terminal. This deviates
from the real world sltuatlon where the delay occurs
in the modulated RF (radlo frequency) path down-
stream of the modulator and transmltter. AIso, no
RDS is Inserted in a downllnk of the SITE network,
slnce it would have to be located downstream of the
ground termlnal's demodulator, artlflclally compli-
cating the ground terminal's control of the demodu-
lator for the sake of the slmulatlon.
However, these compromises do not alter the
ground terminals' synchrohlzation processes in the
SITE environment, which Is presently conflgured to
slmulate a network with a matrix switched, but
non-slgnal-processing satellite.
The RDS units are designed speclf!cally to work
In conjunction with the present SITE ground terml-
nals, whlch operate at a burst rate of 221 Mbps
wlth a parallel data word architecture of 64 bits.
The ground terminal feeds the RDS wlth the parallel
data which is delayed, then converted to a serial
stream at 221Mbps. Other burst rates or ground
terminal architectures would requl_re modlficatlons
to the RDS.
Operation of the RDS in the SITE Laboratory has
not yet begun. The first unit is In the build-up/
debug stage, Some success was achieved with a first
generation RDS operating in conjunction with a NASA
Lewis built ground terminal. However, noise prob-
lems In the first design led to intolerable bit
error Fate (BER)levels. This stimulated the pre-
sent design, which_Incorporates higher density mem-
ory packaging to reduce signal cross coupling In the
wire wrap _ interconnecting bundles.
_Wire wrap Is trademark of the Gardner Denver
Corporation.
Approach
Regardless of what scheme Is used to simulate
the varying satellite range delay, It is Inescapable
that 122 ms worth of information being generated at
the rate of 221Mbps has to be contained at any one
time in some device.
The solution found to be the most practical
and cost effective Is to employ semiconductor memory
and the associated digital control logic In a large
first-ln-first-out (FIFO) memory. This Implementa-
tion requires that the delay be applied at a point
In the system where the slgnal Is at dlgital base-
band, i.e., between the ground termlnai's transmit
burst buffer and the modulator (see Fig. l).
Inserting the uplink delay at this polnt deviates
from an actual satellite link where it occurs down-
stream of the modulator and transmitter, but this
devlation does not alter the adjustments in burst
tlming the ground terminal must make to accommodate
varying range delay.
In the present SITE configuration, the signal
at the point where the RDS is to be inserted is a
serial, bursted bit stream and clock running at the
221Mbps rate, provided by a parallel-to-serial
(P/S) converter in the ground terminal. TO avoid
immediately reconverting the serial data back to a
parallel format in the RDS resulting in back-to-back
P/S and serlal-to-parallel (S/P) converters, the RDS
accepts 64 blt parallel data from the input of the
ground terminal's P/S converter. After delaying the
data by an amount appropriate for the simulation,
the RDS converts it to a serial, bursted stream for
input to the modulator.
The parallel data words are written into a
large Dynamic Random Access Memory (DRAM) bank con-
figured to operate as a FIFO, that is, the write
and read addresses are independent but sequential.
The WRITE rate Is controlled by an INPUT WORD CLOCK
signal provided by the ground terminal. Since
the word length Is 64 bits, this clock rate is
221.184 MHz divided by 64, or 3.456 MHz with some
devlation due to instabilities in the ground terml-
nal's oscillator.
After a preselected delay period, the words are
read from the FIFO at a controlled variable rate
determined by the OUTPUT WORD CLOCK. In this man-
ner, a changing delay perlod Is achieved, simulat-
ing a moving satellite with the appropriate Doppler
frequency sh_ft. Thus the OUTPUT WORD CLOCK rate
directly sets the simulated satellite slant range
velocity (llne-of-sight component of satelllte's
motion). An oven-controlled voltage controlled
crystal oscillator (VCXO) similar to those used In
the ground terminals Is Incorporated in the RDS.
Its output (output high speed clock) is normally
divided by 64 with a variable count word clock gen-
erator (VCMCG) circuit to produce the OUTPUT WORD
CLOCK signal. Its input control voltage is derived
from an analog-to-dlgital converter controlled by
front panel switches when operating in the LOCAL
mode, or from an experiment control and monitor
(EC&M) computer when in the REMOTE mode. With this
option the simulated satellite slant range velocity
may be changed "on the fly" In the LOCAL mode, or a
preprogrammed proflle of satellite range versus
time may be set and executed in the REMOTE mode. A
concurrent 3240 minicomputer iS used for the EC&M
computer.
In practice,theRDSFIFOmemoryIs widerthan
the 64bits requiredfor thedatawordlength. Four
additlona]controlbits mustbedelayedalongwith
eachdatawordIn order to reconstruct with fidelity
the tlming of the ground termlnal's output after the
delay: (1) Two bits carry the code for control of
the VCWCG in the RDS; (2) a third bit indicates
whether the accompanying word is valid (I.e. part of
a data burst as opposed to meaningless bits filling
in tlme between valid bursts); and (3) a fourth blt
signals the last word In a frame. A frame consists
of 864 words or 250 us. Each valid data burst con-
sists of an Integer number of 64-blt words.
The writing and reading of the RDS memory is
continuous, even though the valid data words are
bursted out of the ground terminal. Valid data
words as well as the dummy words In between are
delayed by the RDS, which then reconstructs the
ground terminal's burst pattern in Its serial
output.
The ground terminals constantly adjust their
transmit burst timing to ensure that the bursts
arrive at the satellite In their designated tlme
slots. Thls is accomplished by advancing or retard-
ing their transmit word clock during the last word
of a frame by Increments of one high speed clock
period (1/221.184 MHz or 4.52 ns). Based on whether
the satellite has moved closer, farther, or not at
all, the ground termlnal determines whether it has
to advance, retard, or maintain the same burst tlm-
Ing. It then applies the proper 2 bit code of 01,
10, or OO to its VCWCG to divide the high speed
clock by 63, 65, or 64, respectlvely. This same
code is delayed by the RDS and as the data words
are read from the FIFO memory, the corresponding
code Is read and applied to the RDS's VCWCG circuit
to dlvlde the RDS's output hlgh speed clock by 63,
65, or 64. Thus the INPUT WORD CLOCK and the OUTPUT
WORD CLOCK which control the write and read opera-
tions of the RDS not only run at asynchronous rates,
but their periods are sporadically lengthened or
shortened by a blt time, due to thls blt Insertion/
deletion process.
The actual burst timing adjustment Is done by
the P/S converter. Once synchronlzed, it outputs a
contlnuous stream of bits at the output hlgh speed
clock rate. If during a frame the OUTPUT WORD CLOCK
is advanced or retarded (a dlvlslon by 63 or 65
occurs) one or more tlmes, the P/S converter will be
resynchronlzed at the start of the following frame.
The last word in the frame, reserved for thls pur-
pose and therefore restricted from containlng valid
data, will be truncated or stretched by the appro-
priate number of blt tlme Increments, up to a limit
of 20 per frame.
In practice, a fourth blnary code of II may be
applied to the VCWCG circuit which causes it to
divide by 56. This code is used only during the
inltlal ground termlnal timing acqulsltlon and syn-
chronlzatlon process for coarse changes in burst
timing.
The modulators used by the SITE ground terml-
nals are followed by a postmodulator swltch that
enables only valid data bursts to be transmitted.
Thls switch requires a control signal from the RDS
that rises one-half word time prior to the start of
a valld data burst and falls a half word tlme after
a valid data burst. The single bit code (one of
the four control blts delayed along wlth the data)
that Indicates whether the accompanying data word
is valid Is used to generate the POST MOD SWITCH
CONTROL slgnal In the RDS.
System Descrlption
Figure 2 shows a block dlagram of the range
delay simulator. The major elements are:
(l) FIFO memory board
(2) Timing and control board
(3) VCXO and the clock distribution board
(4) VCWCG clrcuit
(5) P/S converter
(6) EC&M computer interface
(7) Control panel
(8) Monitors
FIFO Memory
The heart of the system is a FIFO memory whose
basic buildlng block Is a 262 144 × I DRAM chlp with
120 ns access tlme. The FIFO memory word wldth
requirement is 68 bits, 64 for the data word plus
4 control blts. The depth requirement is dictated
by the maximum delay to be achieved. In orOer to
simulate the propagation delay to a geosynchronous
satellite (some 122 ms), a FIFO depth of at least
422 OOO addresses is necessary, since at the word
rate of 3.456 MHz, words are written at 289 ns
Intervals. Two banks of memory chips would provlde
524 288 addresses, more than adequate delay. How-
ever, uslng only two banks would mean that unless
the delay were fixed at exactly 262 144 addresses,
part of the tlme the asynchronous WRITE and READ
operations would be taklng place within the same
bank. This leads to the complication of read/write
address arbitratlon, and approaches the limit on
memory access tlme. By addlng a thlrd memory bank
and restricting the allowable delay limlts such that
•the RDS never would be reading and wrlting slmulta-
neously from the same bank, no address arbltratlon
Is required, and the full 289 ns are avallable for
each WRITE or READ cycle. The resulting RDS delay
capability Is a mlnlmum of one bank's worth of
delay (75.9 ms) and a maximum of two banks' worth
(151.7 ms) wlth any contlnuously variable delay
amount In between. Thls more than adequately
covers the range delay excursions even for widely
varying mllitary satellite whose range may extend
from 36 407 to 37 079 km In the course of a day,
correspondlng to a delay variation of 121.4 to
123.7 ms. 3 A typical domestic satellite's varia-
tlon is only a fractlon of thls amount.
Modules consisting of five DRAM chlps mounted
on a single inllne package (SIP) printed circuit
strip are used in order to reduce the amount of
interconnecting wires on the memory board. Refer
to Fig. 3 for a photo of the memory board and a
DRAM module. Three banks of 14 modules provide an
overall FIFO memory conflguration of 786 432 x 70,
for a capacity of 55 Mb, as shown in Fig. 4. Thls
depth of memory requires 20 address lines (18 per
chlp plus 2 to select the bank). Therefore, both
the write address counter and the read address
counter are sized for 20 (binary) blts.
The INPUT WORD CLOCK, which Increments the
write address counter, also generates a sequence of
memory WRITE control slgnals. The two hlgh-order
blts of the write address counter select the memory
bank while the low-order 18 blts select the chlp
address. The chlps are configured wlth only nlne
address pins, and the addresslng is applied in two
steps by strobing First a nine bit row address, then
a nine column address. Similarly, the OUTPUT WORD
CLOCK increments the Read Address Counter and gener-
ates the memory READ control signals. The multi-
plexing between the memory address rows and columns
and enabling banks for WRITE and READ Is accom-
plished by the control loglc.
Memor_ Refreshing
The DRAM manufacturer's data book specifies
that the memories must be refreshed by strobing
each of 256 row addresses (determined by eight of
the nine address pins, AO through AT) with a row
address strobe (RAS) pulse at least once every 4 ms.
Thls condition is not met during the inactive delay
period (of up to 151.5 ms) between WRITE and READ
for a given address unless special refresh circuitry
is incorporated Into the system. A scheme to do so
was designed and tested on the first generation RDS
system.
This early design used pulses generated by
dividing down the INPUT WORD CLOCK at such a rate
that each of the required row addresses was
refreshed every 2.3 ms during the delay period. The
system was configured with eight banks of 65 536 bit
deep memories with the same access and refresh times
as those used in the present design. The refresh
pulses were inhibited In two banks (i.e., those
being written to and read From at the time).
Refresh pulses were applied to the remalnlng six.
A complication of this approach Is that since the
OUTPUT WORD CLOCK is asynchronous with respect to
the INPUT WORD CLOCK (and therefore with the refresh
rate), a READ cycle could have been initiated For
the first address in a new bank too soon after a
refresh pulse was applied to the same bank, thus
violatlng the memory's minimum cycle time con-
stralnt. Thls problem was overcome in the first
generation RDS by Inhibiting refresh when the READ
address was at the last location in each bank, ready
to Jump to the next bank. It was found, however,
that the strobing of such a large amount of memory
for refreshing added a considerable amount of noise
(In synchronlsm with the INPUT WORD CLOCK rate) to
the system. This was enough to cause occaslonal
errors In reading the data from memory (asynchro-
nous wlth the refresh pulses taking place in slx
other banks). By contrast, operating without
refresh exhibited fewer errors. In Fact, hours of
error Free performance were at times realized.
An independent bench test of the memories used
in the present design demonstrated that they could
actually operate error-free over a 12 hr test period
with a refresh rate exceeding I0 sec. This was a
relatively noise-Free system, however. Evidently
the'hlgher the noise level, the shorter the required
refresh period.
Based upon these considerations, no special
memory refreshing was incorporated in the present
design.
VCXO Control
The OUTPUT FREQUENCY CONTROL CODE is a 12-blt
word which feeds a digital to analog (D/A) con-
verter. This in turn controls the VCXO that gener-
ates the output high speed clock. The VCXO output
Is nonlinear with respect to the input control
voltage, and units vary in callbratlon. The EC&M
computer must therefore run a calibration prlor to
a run to set the control algorithm's inltlal values.
The VCXO type used In this design has an output fre-
quency range variation capability of some 250 HZ
above and below the nominal output value of
221.184 MHz. This is the RDS's Doppler frequency
shift capablllty and corresponds to a simulation of
a satelIIte's slant range velocity of ±339 m/sec,
some two orders of magnitude greater than the peak
of 27 m/sec exhlbited by the milltary satelllte. 3
Clock Distrlbutlon Board
The output hlgh speed clock coming from the
VCXO in the RDS is a single-ended, emltter-coupled
logic (ECL) slgnal that is fed into the clock dls-
tribution board. Here It Is buffered and output to
the P/S converter, the VCWCG circuit, and the OUTPUT
FREQUENCY MONITOR. The input high speed clock from
the ground terminal is also fed into the clock dls-
trlbution board to be buffered and output to the
INPUT FREQUENCY MONITOR. Both hlgh speed clocks
are combined in an RF mixer circuit on the clock
distribution board which generates a signal for the
DOPPLER FREQUENCY SHIFT MONITOR. All high speed
clock slgnals transferred Internally within the RDS
are complimentary-palr ECL level and are routed via
twisted palr wires.
Monitors
The following parameters are sensed and dis-
played by instruments mounted In the RDS rack:
(I) INPUT HIGH SPEED CLOCK FREQUENCY (MHz), (2) OUT-
PUT HIGH SPEED CLOCK FREQUENCY (MHz), (3) DELAY (ms)
or RANGE (km), and (4) DOPPLER SHIFT (Hz). All are
Fed to the EC&M computer over an IEEE-488 bus llnk.
Operatlon
The RDS is controlled in either one of two
modes, LOCAL or REMOTE, selected by a toggle switch
on the control panel (see Fig. 5). When in the
LOCAL mode, the INITIAL DELAY CONTROL CODE (4 bits)
and the OUTPUT FREQUENCY CONTROL CODE (12 bits) are
set with thumbwheel switches, and the system Is
Initiated by pushing the RESET button. Refer to
Fig. 6 for a table of initial delay control codes.
In the REMOTE mode, these functlons are performed by
the EC&M computer via an RS-232 data link through an
interface board located in the RDS. This board con-
verts commands from the EC&M computer to parallel
binary input For the RDS uslng a microprocessor
chip.
The initializatlon process must be performed
prior to accepting data from the ground terminal.
The RESET pulse sets three counters (write address,
read address, and delay control) all to zero. The
write address and the delay control counters immedi-
ately start counting at the INPUT WORD CLOCK rate.
The read address counter is temporarily Inhlbited.
Nhen the delay control counter reaches the number of
words prescribed by the INITIAL DELAY CONTROL CODE,
the read address COULnter is enabled and it begins to
count at the OUTPUT WORD CLOCK Fate, asynchronous
with respect to the INPUT WORD CLOCK rate. The
number of words (address locations) between the
WRITE and READ counters represents the FIFO level,
or delay amount, and will slowly change due to the
difference In the WRITE and READ clocks. By reset-
ting the delay control counter to zero each time the
write address counter rolls over and latching Its
value each time the read address counter does the
same,thedelaymeasuredin numberof wordsIs
captured. Thls parameter, called the FIFO LEVEL -
WORDS is displayed on the control panel. The delay
control counter is decimal rather than binary for
operator convenience.
Once reset, the RDS is ready to accept data.
There is no restrlctlon on when the first valid data
word should be input to the RDS after reset. It
accepts whatever data appears on the input data bus,
valid or not, and delays It. The 64-bit data word
and 4 control bits from the ground terminal are
latched into the input register at the INPUT WORD
CLOCK rate. At the same rate, the write address
counter is incremented and the data are written at
the new address. Simultaneously, the read address
counter is Incremented at its rate to an address
that lags the write counter address by the delay
amount, and reads the word that was written at that
location one range delay period earlier. Once read,
the parallel data word iS sent to the P/S converter
which outputs a serial data stream at the high speed
output clock rate. As described previously, the
OUTPUT WORD CLOCK's rate is occasionally adjusted by
the VCWCG circuit in response to the 2-bit VCWCG
CONTROL CODE read out of the memory. This bit
insertlon/deletlon process is then carried through
the P/S converter to reproduce the ground terminal's
burst timing pattern at the RDS output.
In the real world, any instability in the
ground terminal oscillator used to clock transmitted
data (Input high speed clock to the RDS) Is received
by the satellite as an addition to the Doppler
shift. Similarly, the RDS will control its output
hlgh speed clock rate based upon its input hlgh
speed clock rate plus or minus the desired Doppler
shift.
In the LOCAL mode the system is run essentially
open loop, in which the operator may change the out--
put frequency as desired by altering the thumbwheel
switch settings. In the REMOTE mode, the EC&M com-
puter uses the monitor outputs in its algorithm to
close the loop (dynamically adjust the 12-bit OUTPUT
CLOCK RATE CONTROL CODE) In order to follow a preset
profile of range versus time or Doppler frequency
shift versus time. The profile data are contalned
in a file created previously by a separate program
on the EC&M computer.
The RDS can simulate realistic or exaggerated
satelllte range variatlon to exercise the ground
termlnals' acqulsltion and synchronlzatlon processes
beyond their normal operating range In compressed-
time experiments (see characterlstics).
Since the DOPPLER FREQUENCY SHIFT MONITOR is
actually a counter measurlng the difference fre-
quency of the two hlgh speed clocks (the output of
an RF mixer), it senses only the frequency, not the
polarity of the Doppler shift. In other words, it
can sense the simulated slant range velocity, but
not the dlrectlon. This limitation Is not a problem
when the Doppler shift is relatively large, since
the polarity (simulated satellite motion direction)
Is uniform. The ambiguity occurs at the lower lev-
els (less than l Hz) where it Is not clear when the
signal passes through zero. Thls limitation Is
overcome at the expense of tlme by having the EC&M
computer compare readings of the RANGE MONITOR's
output over an interval of l min or so to determine
both the magnitude and dlrection of the simulated
satellite motion.
It Is worth noting here that the Doppler
shift polarity can be determined easily and almost
Instantly by a human operator. This is done by
observing the dlrectlon of the relative motion
between the two frequencies (input and output high
speed clocks) on an oscilloscope display. Unfortu-
nately, there is no straightforward way for the
EC&M computer to take advantage of this approach.
Special Test Equipment
To ald in the debugging process a single chan-
nel blt error rate test (SCBERT) board was built and
Is Incorporated as an integral part of the RDS chas-
sls. It tests any one of the 70 memory channels at
a tlme by generating a bit pattern, clocking it in
at the WRITE WORD CLOCK rate, passing it through
the channel, clocking it out at the READ WORD CLOCK
rate, and comparlng the channel's output wlth the
known pattern. The pattern length repeats every
N bits, where the value of N is selectable from
2 through 16 bits uslng onboard switches. A count
of Individual blt errors is displayed on numeric
displays mounted on the board. An ERROR output sig-
nal pulses whenever an error Is detected, and may
be used to trlgger test equipment such as an oscil-
loscope or a logic analyzer. To provide a more
realistic operating noise environment during these
slngle channel tests, all 70 of the channels may be
exercised with dynamic pseudo data from the SCBERT,
each using one of eight signals offset in time from
each other by l bit period. AS a check on the test
clrcuit itself, errors may be added intentionally at
a rate of one per 65 536 times the pattern length,
or about 3/sec for a 15 bit pattern runnlng at the
nominal word clock rate of 3.456 Mbps. This test
feature is activated with a switch also mounted on
the.board. A 15 bit pattern length is usually pre-
ferred over that of 16 since the latter divldes
evenly into the overall FIFO memory's depth result-
Ing In the same values being stored in the same
address locations repeatedly, while the former will
shift the data for each cyclic repetltion of the
memory address locatlons, rendering a reallstic sim-
ulation of dynamic data and its noise produclng
environment.
For a more comprehensive RDS system BER test
a data generator and checker 4 is mounted in the RDS
rack and can be connected with the generator's
64 blt parallel output bus feeding the RDS in place
of the ground termlnal, and with the checker accept-
ing the high speed serlal stream from the RDS
instead of it golng to the modulator. Parallel data
words out of the generator are clocked Into the RDS
at the INPUT WORD CLOCK rate. A serial data stream
Is then clocked out of the RDS Into the checker at
the output hlgh speed clock rate. The checker's
dlsplay Indicates a running count of errors
received. These error detectors are limited to
operating with continuous data, however, and can
neither test bursted data nor data running when blt
Insertion/deletion is activated. Furthermore, they
can only indicate that an error has occurred some-
where In the system, and cannot, fOr example, d)s-
tinguIsh whether It was due to a false write or a
false read.
Another piece of special test equipment is the
ground terminal signal simulator. Thls unlt con-
slsts of a separate chassis mounted in the RDS rack.
As its name Implles, It furnishes the required con-
trol slgnals to the RDS in the absence of a real
SITE ground termlnal. These signals are the INPUT
HIGHSPEEDCLOCK,the INPUTWORDCLOCK,the2-bit
VCWCGODE,the LASTWORD(of a frame)flag, and
theVALIDATAWORDflag. AIsoFurnishedis a HIGH
SPEEDCLOCKdividedbyFourrequiredbythedatagenerator.A set of swltchesmountedontheclrcuit
boardIn thegroundterminalsignalslmulator
allowsa varietyof valid datawordpatternsto be
slmulated.Thedatagenerator,oncestarted,out-
putscontinuousdata,butonly thewordsindicated
asvalid databy theVALID ATAWORDflag are
treatedassuchbytheRDS.
Hardware
A first generationRDSdesign,similar In con-
cept to the present deslgn but using individual
65 536 x l memory chlps, required four 15 by 8 in.
(triple-width) memory boards as compared to one such
board in the present design. The first generation
design was subject to errors which occurred at seem-
ingly random times, both when tested using the BER
test set alone and when connected to a ground termi-
nal. These errors most likely stemmed from false
memory reads and writes due to nolse caused by cross
coupling in the large amount of wire-wrap circuitry
operating at two asynchronous clock rates. Though
some measure of success was reaIlzed and was encour-
aging, the errors were too Frequent for reliable
operation. As a result the present deslgn, taking
advantage of denser memory packaging was initiated.
The RDS system Is housed In a standard 6 ft
rack, the top portion of which is shown In Fig. 7.
At the bottom of the rack are the power supplies and
their control clrcults. Mounted above them at the
rear of the rack Is the RDS chassis itself, shown
in Fig. 8. Above the RDS chassls and also at the
rear are the data generator and checker, followed
by the ground termlnal signal simulator. Next,
mounted at the front of the rack, Is the control
panel. Finally, at the top front of the rack are
the four monitors: (1) INPUT FREQUENCY, (2) OUTPUT
FREQUENCY, (3) DELAY, and (4) DOPPLER FREQUENCY
SHIFT.
The RDS chassis Is a commercial integrated elf-
cuit board enclosure that contains the following
wlre-wrap boards: VCWCG, P/S converter; EC&M com-
puter interface; clock dlstrlbution and SCBERT (all
4-I/2 In. width boards); a timing and control board
(9-3/4 In.); and a memory board (15 in.).
Clrcults operating at the high speed clock rate
(221.184 MHz) use lO0 K ECL dlgital loglc compo-
nents. For the majority of the circuitry, operating
at the word clock rate (3.456 MHz), both the 74F and
74LS TTL logic families were used. The 74LS compo-
nents were favored slnce their swltchlng transition
times are slower, thereby reducing the amount of
Induced noise In the wire wrap bundles. The faster
74F components are used only where speed is requlred
for critical c1rcult timing.
Interboard wiring Is accomplished primarily
through the backplane of the chassis either with
single or twisted pair wires. Input/output signals
to and from the RDS chassls are run mainly through
connectors with flat ribbon, twisted pair, or
coaxial cables dependlng upon the type of signal.
The VCXO oscillator prevlously discussed Is
mounted on the rear of the RDS chassis, In order to
keep Its cable to the clock d!str|butlon board
short.
The data generator and checker chassis and the
ground terminal signal simulator chassis are also
commerclal Integrated circuit board enclosures.
Both contain several wire wrap circuit boards, and
the latter also contalns power supplles and Its own
VCXO.
The control panel (Fig. 5) has mounted on it
the thumbwheel swltches for the INITIAL DELAY CON-
TROL CODE and the OUTPUT CLOCK RATE CODE, a toggle
switch to select either LOCAL or REMOTE control, a
pushbutton switch for local RESET, a six diglt dls-
play for FIFO LEVEL - WORDS, and two BNC Jacks for
monitor_ng the INPUT WORD CLOCK and OUTPUT WORD
CLOCK.
The INPUT and OUTPUT FREQUENCY MONITORS are RF
counters with a range of 50 to 600 MHz. These
Instruments can operate with internal or external
standard reference signal, and the Internal standard
is available as an output. Using thls feature, they
are interconnected to operate on the same standard,
greatly enhancing the relative accuracy between the
two. When properly configured, these counters dls-
play the full nine digits of the high speed clock
Frequencies (resolving down to I Hz). Both are
equipped wlth the IEEE-488 bus interface to communl-
care with the EC&M computer.
The DELAY and DOPPLER FREQUENCY SHIFT MONITORS
are universal counters with an offset normalizer
option. The former displays the slmulated delay
either In milliseconds, statute miles, OF kilome-
ters. The latter displays the Doppler shift in
hertz, or the simulated satellite velocity in
meters per second. Again, both are equipped with
the IEEE-488 bus interface.
Characteristics
The following summarizes the overall opera-
tlonal characteristics of the RDS:
INPUTS:
(1) INPUT HIGH SPEED CLOCK
(2) INPUT WORD CLOCK (INPUT HIGH SPEED CLOCK
divided by 64)
(3) 64 bit parallel data words, arriving at
INPUT WORD CLOCK rate
(4) Control signals, arriving at INPUT WORD
CLOCK rate (2-blt VCWCG CONTROL CODE, LAST
WORD (of frame) flag, and VALID WORD flag)
(5) EC&M computer slgnals (4-bit INITIAL DELAY
CONTROL CODE, 12-bit OUTPUT FREQUENCY CON-
TROL CODE, and RESET)
OUTPUTS:
(I) OUTPUT HIGH SPEED CLOCK
(2) Serial data stream, at OUTPUT HIGH SPEED
CLOCK rate
(3) POST MODULATOR SWITCH CONTROL
(4) EC&M computer slgnais. (IEEE-488 bus data
from the four monitors plus a LOCAL/REMOTE
MODE indicator)
CAPABILITY:
(I) Minlmum delay:
22 740 km range)
(2) Maxlmum delay:
45 480 km range)
75.9 ms (slmulates
151.7 ms (simulates
(3) Inputhlghspeedclock rate: 221.184 MHz
(: drift)
(4) Output high speed clock rate: input hlgh I.
speed clock rate : Doppler frequency shift
(S) Doppler frequency shift range: :250 Hz
(slmulates satellite slant range veloclty
of :339 mlsec) 2.
Future Plans
A second, identical RDS Is planned once the
first unlt proves successful, to enable SITE lab
network testing with independent range delay slmula-
tlon on two of the system's ground terminal-to-
transponder links.
Enhancements to future RDS units to make them
more unlversal are also under consideratlon. These
include an S/P converter at the front end, the abil-
ity to operate at clock rates other than 221MHz,
and an RDS for the downllnk, applicable to link slm-
ulation for satellltes wlth onboard processing.
3,
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Figure 3. - RDS memory board (a) and DRAM moduIB (b).
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• 3 BANKS OF 14 MODULES-EACH CONTAINING 5 MEMORY CHIPS.
• 210 MEMORY CHIPS OVERALL-55 MB1T CAPACITY.
• CHIPS ARE EACH 256K X 1 WITH ACCESS TIME OF 120 NSEC.
• FIRST-IN-FIRST-OUT (FIFO) ADDRESS CONFIGURATION.
• RESULTING FIFO MEMORY IS 786,432 X 70.
CHIP
256K BITS
(262,144 x 1)
IIliilltilll
x'_..41i
llllllJlll l
_OJ3.gtL5 BANK
5 CHIPS 14 MODULES
1.31 MBITS 18.35 MBITS
(262,144 x 5) (262,144 x 70)
Figure 4. - RDS memory organization.
SYSTEM
3 BANKS
55 MBITS
(786,432 x 70)
Figure 5. - RDS control panel.
SWITCH INITIAL DELAY DELAY SIMULATED SIMULATED
SETTING DELAY (WORDS) (msec) RANGE RANGE
CONTROL (miles) (kin)
CODE
0 0000 280 000 81.0 15 093 24 289
1 0001 300 000 86.8 16 171 26 024
2 0010 320 000 92.6 17 249 27 759
3 0011 340 000 98.4 18 327 29 493
4 0100 360 000 104.1 19 405 31 228
5 0101 380 000 110.0 20 483 32 963
6 0110 400 000 115.7 21 561 34 698
7 0111 408 000 118.1 21 993 35 392
8 1000 416 000 120.4 22 424 36 086
9 * 1001 424 000 122.7 22 855 36 780
10 1010 432 000 125.0 23 286 37 474
11 1011 440 000 127.3 23 718 38 168
12 1100 460 000 133.1 24 796 39 903
13 1101 480 000 138.9 25 874 41 638
14 1110 500 000 144.7 26 952 43 373
15 1111 520 000 150.5 28 030 45 108
* geosynchronous orbit
Figure 6. - RDU initial delay control codes.
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RANGE DELAY SIMULAT(
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Figure 7. - Top portion of RDS rack (monitors and control panel).
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